Gradual refinement for application-specific MPSoC design from Simulink model to RTL implementation |
| |
| Authors: | Kai Huang Xiao-lang Yan Sang-il Han Soo-ik Chae Ahmed A Jerraya Katalin Popovici Xavier Guerin Lisane Brisolara Luigi Carro |
| |
| Institution: | (1) Institute of VLSI Design, Zhejiang University, Hangzhou, 310027, China;(2) System Design Group, Seoul National University, Seoul, 151-744, Korea;(3) CEA-LETI, Grenoble, 38054, France;(4) SLS Group, TIMA Laboratory, Grenoble, 38031, France;(5) Informatics Institute, Federal University of Rio Grande do Sul, Porto Alegre, 15064, Brazil |
| |
| Abstract: | The application-specific multiprocessor system-on-chip (MPSoC) architecture is becoming an attractive solution to deal with increasingly complex embedded applications, which require both high performance and flexible programmability. As an effective method for MPSoC development, we present a gradual refinement flow starting from a high-level Simulink model to a synthesizable and executable hardware and software specification. The proposed methodology consists of five different abstract levels: Simulink combined algorithm and architecture model (CAAM), virtual architecture (VA), transactional accurate archi-tecture (TA), virtual prototype (VP) and field-programmable gate array (FPGA) emulation. Experimental results of Motion-JPEG and H.264 show that the proposed gradual refinement flow can generate various MPSoC architectures from an original Simulink model, allowing processor, communication and tasks design space exploration. |
| |
| Keywords: | Multiprocessor system-on-chip (MPSoC) design Refinement Simulink SystemC Motion-JPEG H 264 |
| 本文献已被 维普 万方数据 SpringerLink 等数据库收录！ |
|
