Integration and verification case of IP-core based system on chip design |
| |
Authors: | Yue-li Hu Chen Zhou? |
| |
Institution: | 1. School of Mechanical and Electronic Engineering and Automation, Shanghai University, Shanghai 200072, P. R. China;Key Laboratory of Advanced Display and System Application, Shanghai 200072, P. R. China 2. Key Laboratory of Advanced Display and System Application, Shanghai 200072, P. R. China |
| |
Abstract: | In this paper, the design and verification process of an automobile-engine-fan control system on chip (SoC) are
introduced. The SoC system, SHU-MV08, reuses four new intellectual property (IP) cores and the design flow is accomplished
with 0.35 μm chartered CMOS technology. Some special functions of IP cores, the detailed integration scheme of four IP
cores, and the verification method of the entire SoC are presented. To settle the verification problems brought by analog IP
cores, NanoSim based chip-level mixed-signal verification method is introduced. The verification time is greatly reduced and
the first tape-out achieves success which proves the validity of our design. |
| |
Keywords: | system on chip (SoC) intellectual property (IP)-core integration verification pulse width modulation (PWM)-analog digital converter (ADC) linkage running |
本文献已被 维普 万方数据 SpringerLink 等数据库收录! |
| 点击此处可从《上海大学学报(英文版)》浏览原始摘要信息 |
| 点击此处可从《上海大学学报(英文版)》下载免费的PDF全文 |