|
|||||
|
|
| 基于低功耗双边沿JK触发器的异步减法计数器和可逆计数器设计 | |
| 引用本文： | 王芳,唐骞,陈偕雄.基于低功耗双边沿JK触发器的异步减法计数器和可逆计数器设计[J].科技通报,2008,24(4). |
| 作者姓名： | 王芳 唐骞 陈偕雄 |
| 作者单位： | 1. 浙江大学,信息学院,杭州,310028;浙江长征职业技术学院,杭州,310023 2. 杭州市西湖区信访局,杭州,310013 3. 浙江大学,信息学院,杭州,310028 |
| 摘 要： | 从JK触发器的激励表和状态转换矢量K图出发,导出了基于单边沿JK触发器的同步、异步减法计数器和可逆计数器的设计方法,给出了双边沿JK触发器的完整状态方程,并以此为基础提出了基于双边沿JK触发器的异步减法计数器和可逆计数器的设计方法。 |
| 关 键 词： | 减法计数器 可逆计数器 低功耗 双边沿触发器 逻辑设计 |
Design of Asynchronous BACKWARD Counter and REVERSIBLE Counter based on Low Power Double-Edge-Triggered JK Flip-Flops |
|
| WANG Fang,TANG Qian,CHEN Xiexiong.Design of Asynchronous BACKWARD Counter and REVERSIBLE Counter based on Low Power Double-Edge-Triggered JK Flip-Flops[J].Bulletin of Science and Technology,2008,24(4). | |
| Authors: | WANG Fang TANG Qian CHEN Xiexiong |
| Abstract: | Starting from the excitation table and the K-map of state transform vector of JK flip-flops,the paper derives the designed method of synchronous and asynchronous backward counter and reversible counter based on single-edge-triggered JK flip-flops,and gives the complete state equation of the double-edge-triggered JK flip-flops.Based on it,the de-sign methods of asynchronous backward counter and reversible counter using double-edge-triggered JK flip-flop are proposed. |
| Keywords: | backward counter reversible counter low power double-edge-triggered flip-flop logic design |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ | |