| A low-power Rijndael S-Box based on pass transmission gate and composite field arithmetic |
| |
| 作者姓名： | ZENG Yong-hong ZOU Xue-cheng LIU Zheng-lin LEI Jian-ming |
| |
| 作者单位： | Research Center for VLSI and Systems, Department of Electronic Science ＆ Technology, Huazhong University of Science ＆ Technology, Wuhan 430074, China |
| |
| 基金项目： | Project supported by the Hi-Tech Research and Development Program （863） of China （No. 2006AA01Z226） and the Scientific Research Foundation of Huazhong University of Science and Technology （No. 2006Z001B）, China |
| |
| 摘 要： | Using composite field arithmetic in Galois field can result in the compact Rijndael S-Box. However, the power con- sumption of this solution is too large to be used in resource-limited embedded systems. A full-custom hardware implementation of composite field S-Box is proposed for these targeted domains in this paper. The minimization of power consumption is implemented by optimizing the architecture of the composite field S-Box and using the pass transmission gate (PTG) to realize the logic functions of S-Box. Power simulations were performed using the netlist extracted from the layout. HSPICE simulation results indicated that the proposed S-Box achieves low power consumption of about 130 μW at 10 MHz using 0.25 μm/2.5 V technology, while the consumptions of the positive polarity reed-muller (PPRM) based S-Box and composite field S-Box based on the conventional CMOS logic style are about 240 μW and 420 μW, respectively. The simulations also showed that the presented S-Box obtains better low-voltage operating property, which is clearly relevant for applications like sensor nodes, smart cards and radio frequency identification (RFID) tags.
|
| 关 键 词： | 合成域 全定制 低能量消耗 传输门电路 |
| 收稿时间： | 2007-03-09 |
| 修稿时间： | 2007-04-27 |
A low-power Rijndael S-Box based on pass transmission gate and composite field arithmetic |
| |
| ZENG Yong-hong ZOU Xue-cheng LIU Zheng-lin LEI Jian-ming.A low-power Rijndael S-Box based on pass transmission gate and composite field arithmetic[J].Journal of Zhejiang University Science,2007,8(10):1553-1559. |
| |
| Authors: | Zeng Yong-hong Zou Xue-cheng Liu Zheng-lin Lei Jian-ming |
| |
| Institution: | (1) Research Center for VLSI and Systems, Department of Electronic Science & Technology, Huazhong University of Science & Technology, Wuhan, 430074, China |
| |
| Abstract: | Using composite field arithmetic in Galois field can result in the compact Rijndael S-Box. However, the power consumption
of this solution is too large to be used in resource-limited embedded systems. A full-custom hardware implementation of composite
field S-Box is proposed for these targeted domains in this paper. The minimization of power consumption is implemented by
optimizing the architecture of the composite field S-Box and using the pass transmission gate (PTG) to realize the logic functions
of S-Box. Power simulations were performed using the netlist extracted from the layout. HSPICE simulation results indicated
that the proposed S-Box achieves low power consumption of about 130 μW at 10 MHz using 0.25 μm/2.5 V technology, while the
consumptions of the positive polarity reed-muller (PPRM) based S-Box and composite field S-Box based on the conventional CMOS
logic style are about 240 μW and 420 μW, respectively. The simulations also showed that the presented S-Box obtains better
low-voltage operating property, which is clearly relevant for applications like sensor nodes, smart cards and radio frequency
identification (RFID) tags.
Project supported by the Hi-Tech Research and Development Program (863) of China (No. 2006AA01Z226) and the Scientific Research
Foundation of Huazhong University of Science and Technology (No. 2006Z001B), China |
| |
| Keywords: | Composite field Rijndael S-Box Full-custom Pass transmission gate (PTG) Low power consumption Low-voltage |
| 本文献已被 维普 万方数据 SpringerLink 等数据库收录！ |
